Amazon cover image
Image from Amazon.com
Image from Google Jackets

Essentials of computer architecture Douglas E Comer

By: Material type: TextTextLanguage: English Publication details: New Delhi. TMH: c2007.Description: xxi, 330pISBN:
  • 9788177584431
Subject(s): DDC classification:
  • 004.22 COM
Contents:
PART I.. Basics 1.. Introduction And Overview 2. Fundamentals Of Digital Logic 3. Data And Program Representation PART II.. Processors 4.. The Variety Of Processors And Computational Engines 5.. Processor Types And Instruction Sets 6.. Operand Addressing And Instruction Representation 7.. CPUs: Microcode, Protection, And Processor Modes 8.. Assembly Languages And Programming Paradigm PART III.. Memories 9.. Memory And Storage 10. Physical Memory And Physical Addressing 11..Virtual Memory Technologies And Virtual Addressing 12.. Caches And Caching PART IV.. Input And Output 13.. Input / Output Concepts And Terminology 14. Buses And Bus Architectures 15. Programmed And Interrupt-Driven I/O 16. A Programmer's View Of Devices, I/O, And Bufferin PART V.. Advanced Topics 17.. Parallelism 18. Pipelining 19. Assessing Performance 20.. Architecture Examples And Hierarchy 21. Appendix 1 Lab Exercises For A Computer Architecture Course
Tags from this library: No tags from this library for this title. Log in to add tags.
Holdings
Item type Current library Call number Status Date due Barcode Item holds
Books Books Learning Resource Centre 004.22 COM (Browse shelf(Opens below)) Available 1653
Total holds: 0

PART I.. Basics 1.. Introduction And Overview 2. Fundamentals Of Digital Logic 3. Data And Program Representation PART II.. Processors 4.. The Variety Of Processors And Computational Engines 5.. Processor Types And Instruction Sets 6.. Operand Addressing And Instruction Representation 7.. CPUs: Microcode, Protection, And Processor Modes 8.. Assembly Languages And Programming Paradigm PART III.. Memories
9.. Memory And Storage 10. Physical Memory And Physical Addressing 11..Virtual Memory Technologies And Virtual Addressing 12.. Caches And Caching PART IV.. Input And Output 13.. Input / Output Concepts And Terminology 14. Buses And Bus Architectures 15. Programmed And Interrupt-Driven I/O 16. A Programmer's View Of Devices, I/O, And Bufferin PART V.. Advanced Topics 17.. Parallelism 18. Pipelining 19. Assessing Performance 20.. Architecture Examples And Hierarchy 21. Appendix 1 Lab Exercises For A Computer Architecture Course

There are no comments on this title.

to post a comment.
Powered by Koha & maintained by LRC, JK Lakshmipat University, Jaipur
Contact: [email protected]
Copyright © 2022 LRC, JK Lakshmipat University, Jaipur. All Rights Reserved.