Computer system architecture / M. Morris Mano
Material type: TextLanguage: English Publication details: New Delhi. Pearson: 2007.Edition: 3rd edDescription: xviii, 518pISBN:- 9788131700709
- 004.22 MAN
Contents:
Ch.1. Digital logic circuits -- Ch.2. Digital components -- Ch.3. Data representation -- Ch.4. Register transfer and microoperations -- Ch.5. Basic computer organization and design -- Ch.6. Programming the basic computer -- Ch.7. Microprogrammed control -- Ch.8. Central processing unit -- Ch.9. Pipeline and vector processing -- Ch.10. Computer arithmetic -- Ch.11. Input-output organization -- Ch.12. Memory organization -- Ch.13. Multiprocessors
Item type | Current library | Collection | Call number | Status | Date due | Barcode | Item holds |
---|---|---|---|---|---|---|---|
Books | Learning Resource Centre | 004.22 MAN (Browse shelf(Opens below)) | Available | 15353 | |||
Books | Learning Resource Centre | Compact Shelving | 004.22 MAN (Browse shelf(Opens below)) | Available | 6342 | ||
Books | Learning Resource Centre | Compact Shelving | 004.22 MAN (Browse shelf(Opens below)) | Available | 6341 | ||
Books | Learning Resource Centre | 004.22 MAN (Browse shelf(Opens below)) | Withdrawn | 6102 | |||
Books | Learning Resource Centre | Reserve Books | 004.22 MAN (Browse shelf(Opens below)) | Not for loan | 2981 | ||
Books | Learning Resource Centre | 004.22 MAN (Browse shelf(Opens below)) | Available | 1669 |
Total holds: 0
Ch.1. Digital logic circuits -- Ch.2. Digital components -- Ch.3. Data representation -- Ch.4. Register transfer and microoperations -- Ch.5. Basic computer organization and design -- Ch.6. Programming the basic computer -- Ch.7. Microprogrammed control -- Ch.8. Central processing unit -- Ch.9. Pipeline and vector processing -- Ch.10. Computer arithmetic -- Ch.11. Input-output organization -- Ch.12. Memory organization -- Ch.13. Multiprocessors
There are no comments on this title.